QCEC: A JKQ tool for quantum circuit equivalence checking

نویسندگان

چکیده

Quantum computing is gaining serious momentum in these days. With increasing capabilities of corresponding devices also comes the need for efficient and automated tools to design them. Verification, i.e., ensuring that originally intended functionality a quantum algorithm/circuit preserved throughout all layers abstraction during process, vital part software stack. In this work, we present QCEC, tool circuit equivalence checking which JKQ toolset computing. By exploiting characteristics unique computing, allows users efficiently verify two circuits using variety methods strategies.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Equivalence Checking of Quantum Protocols

Quantum Information Processing (QIP) is an emerging area at the intersection of physics and computer science. It aims to establish the principles of communication and computation for systems based on the theory of quantum mechanics. Interesting QIP protocols such as quantum error correction, teleportation, and blind quantum computation have already been realised in the laboratory and are now in...

متن کامل

Equivalence Checking in Multi-level Quantum Systems

Motivated by its superiority compared to conventional solutions in many applications, quantum computation has intensely been investigated from a theoretical, physical, and design perspective. While these investigations mainly focused on two-level quantum systems, recently also advantages and benefits of higher-level quantum systems became evident. Though this led to several approaches for the r...

متن کامل

On the Quantum Circuit Complexity Equivalence

Nielsen [3] recently asked the following question: ”What is the minimal size quantum circuit required to exactly implement a specified n-qubit unitary operation U , without the use of ancilla qubits?” Nielsen was able to prove that a lower bound on the minimal size circuit is provided by the length of the geodesic between the identity I and U , where the length is defined by a suitable Finsler ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Software impacts

سال: 2021

ISSN: ['2665-9638']

DOI: https://doi.org/10.1016/j.simpa.2020.100051